Hybrid Cell Assignment and Sizing for Power, Area, Delay-Product Optimization of SRAM Arrays
نویسندگان
چکیده
منابع مشابه
Gate sizing for constrained delay/power/area optimization
Gate sizing has a significant impact on the delay, power dissipation, and area of the final circuit. It consists of choosing for each node of a mapped circuit a gate implementation in the library so that a cost function is optimized under some constraints. For instance, one wants to minimize the power consumption and/or the area of a circuit under some user-defined delay constraints, or to obta...
متن کاملGate Sizing Minimizing Delay and Power/Area
In this work we present a gate sizing tool based on Geometric Programming. The optimization can be done targeting both, delay and power/area minimization. In order to qualify our approach, the ISCAS’85 benchmark circuits are mapped for 350nm and 45nm technologies using typical standard cell libraries. Next, the mapped circuit is sized using our tool and the result is comparated to the original ...
متن کاملModeling and sizing optimization of hybrid photovoltaic/wind power generation system
The rapid industrialization and growth of world’s human population have resulted in the unprecedented increase in the demand for energy and in particular electricity. Depletion of fossil fuels and impacts of global warming caused widespread attention using renewable energy sources, especially wind and solar energies. Energy security under varying weather conditions and the corresponding system ...
متن کاملConvexity-Based Optimization for Power-Delay Tradeoff using Transistor Sizing
This paper solves the delay-power optimization problem by employing accurate optimization techniques. A new class of functions, called generalized posynomials, which is a superset of the set of posynomials, is used to model the delay and the power. The mapping of these generalized posynomials to regular posynomials, which allows the use of existing posynomial solvers, is shown. We show how all ...
متن کاملSRAM Cell Optimization for Ultra-Low Power Standby
This paper proposes a comprehensive SRAM cell optimization scheme that minimizes leakage power under ultra-low standby supply voltage (VDD). The theoretical limit of data retention voltage (DRV), the minimum VDD that preserves the states of a memory cell, was derived to be 50 mV for an industrial 90 nm technology. A DRV design model was developed on parameters including body bias, sizing, and c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2019
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2019.2896794